steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-12 16:00:40 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity
Files
c4f00a05dfcc55acdc622b26583153522e06ad65
FEX-Emu--FEX/FEXCore/Source/Interface
T
History
Alyssa Rosenzweig c4f00a05df IR: add space for registers right in OrderedNode * 
This again follows the same idea of eliminating the RAData sideband.

Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
2025-05-19 13:42:59 -04:00
..
Config
FEXCore: Move CPUInfo to FEX
2025-04-08 22:54:43 -07:00
Context
FEXCore: Removes unused argument on CreateThread
2025-05-05 11:17:02 -07:00
Core
IR: don't use GetOpSize in ExitFunction
2025-05-15 14:51:11 -04:00
GDBJIT
Whole-tree reformat
2024-04-12 16:26:02 +02:00
IR
IR: add space for registers right in OrderedNode *
2025-05-19 13:42:59 -04:00