Files
FEX-Emu--FEX/FEXCore/Source/Interface/IR
Ryan Houdek e9d96ce538 IR: Implements support for VTBL2
Skips implementing it for the x86 JIT because that's a bit of a
nightmare to think about.

The ARM64 implementation requires sequential registers which means if
the incoming sources aren't sequential then we need to move the sources
in to the two vector temporaries. This is fine since we have zero-cycle
vector renames and the alternative is slower.
2023-09-13 11:31:20 -07:00
..
2023-09-05 14:56:43 -04:00
2023-08-17 16:32:16 -04:00
2023-09-13 11:31:20 -07:00
2023-09-05 16:35:12 -04:00
2023-09-05 16:35:12 -04:00
2023-09-05 16:35:12 -04:00