steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-15 03:00:43 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity
5,044 Commits 11 Branches 71 Tags
ecf82c90eee59cd35e46ff73744729dc8273a1b7
Commit Graph
5044 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
lioncash ecf82c90ee OpcodeDispatcher: Handle VMOVAPS 2022-11-15 19:57:05 +00:00
lioncash 580f06fe00 Frontend: Handle 256-bit vectors 2022-11-15 03:11:34 +00:00
Ryan Houdek 5a403b7765 Merge pull request #2153 from lioncash/extr 
IR: Handle 256-bit VExtr
 2022-11-14 15:00:12 -08:00
lioncash f7367e56af IR: Handle 256-bit VExtr 
Extends VExtr to handle 256-bit vectors.
 2022-11-14 22:26:52 +00:00
Ryan Houdek f066abc151 Merge pull request #2152 from lioncash/vixl 
Externals: Update vixl submodule
 2022-11-14 09:49:36 -08:00
lioncash 2bee92f332 Externals: Update vixl submodule 
Incorporates an upstreamed fix that allows movprfx to be used with
destructive SVE EXT.
 2022-11-14 15:45:11 +00:00
Mai 7d9ed4e1bf Merge pull request #2151 from Sonicadvance1/remove_VSLI_VSRI 
IR: Removes the only uses of VSLI and VSRI
 2022-11-14 05:15:27 +00:00
Ryan Houdek 24696e6b98 IR: Removes the only uses of VSLI and VSRI 
We use these two IR ops for PSRLQ and PSLLQ respectively, Which is
actually implemented in a quite inefficient way.

Instead switch the ops over to using VExtr which maps directly to one
instruction and can emulate both.
 2022-11-13 19:51:31 -08:00
Mai 71f658b07d Merge pull request #2150 from Sonicadvance1/sort_named_rootfs 
FEXConfig: Sort named rootfs vector
 2022-11-13 23:14:38 +00:00
Ryan Houdek 920f56353f FEXConfig: Sort named rootfs vector 
This was driving me nuts that this wasn't sorted by name.
 2022-11-13 14:36:47 -08:00
Ryan Houdek e0fe9167ea Merge pull request #2149 from Sonicadvance1/calculate_minstack_size 
ELFCodeLoader: Calculate AT_MINSIGSTKSZ
 2022-11-13 14:26:59 -08:00
Ryan Houdek 45a2349a0d ELFCodeLoader: Calculate AT_MINSIGSTKSZ 
This is the last remaining auxv value that we were missing.

This requires a little bit of setup to match what we are doing in
FEXCore's Dispatcher.

This only tracks how much space is required by the kernel to store its
required state.
 2022-11-13 14:09:51 -08:00
Ryan Houdek d7b0e8469e Merge pull request #2148 from Sonicadvance1/fix_null_end 
ELFCodeLoader: Fixes AT_PLATFORM null terminator
 2022-11-13 13:58:47 -08:00
Mai 8afc3b8e23 Merge pull request #2147 from Sonicadvance1/auxv_secure 
ELFCodeLoader: Pass through AT_SECURE
 2022-11-13 21:49:27 +00:00
Ryan Houdek 9caa63d5b2 ELFCodeLoader: Fixes AT_PLATFORM null terminator 
We were failing to null terminate the platform which is causing strcmp
to fail.
 2022-11-13 13:46:36 -08:00
Mai 1d32df91ce Merge pull request #2146 from Sonicadvance1/fix_vsyscall_auxv 
ELFCodeLoader: Ensure we set AT_SYSINFO for 32-bit
 2022-11-13 20:52:46 +00:00
Ryan Houdek fa973f65bf ELFCodeLoader: Pass through AT_SECURE 
When we are installed as a binfmt_misc handler the Linux kernel will
assign us AT_SECURE for setuid binaries.

Ensure we are passing this through for any application that will end up
needing it.
 2022-11-13 12:50:58 -08:00
Ryan Houdek c027f02e5a ELFCodeLoader: Ensure we set AT_SYSINFO for 32-bit 
AT_SYSINFO points to the vsyscall location that the kernel provides.
This AUXV value isn't used on x86-64.
If we have VDSO installed then we can use the one provided from there,
otherwise we need to provide a code page.

It seems like some behaviour changed with glibc provided in Ubuntu 22.10
that it now requires AT_SYSINFO.

Fixes wine 7.0 execution inside the Ubuntu 22.10 rootfs.
 2022-11-13 12:39:07 -08:00
Ryan Houdek 9cee0126d7 Merge pull request #2145 from lioncash/memload 
IR: Remove VLoadMemElement and VStoreMemElement
 2022-11-11 11:44:54 -08:00
lioncash c713602d56 IR: Remove VLoadMemElement and VStoreMemElement 
These are unused, so we can get rid of them.
 2022-11-11 19:06:38 +00:00
Mai c8293cbbda Merge pull request #2137 from Sonicadvance1/pclmul_disable 
OpcodeDispatcher: Disable PCLMUL if not supported on host
 2022-11-10 22:23:48 +00:00
Ryan Houdek a9c51388cf Merge pull request #2144 from lioncash/reg 
IR: Handle 256-bit LoadRegister/StoreRegister
 2022-11-08 21:31:51 -08:00
lioncash ad1d65e91a IR: Handle 256-bit LoadRegister 
Extends LoadRegister to handle 256-bit vectors.
 2022-11-09 03:19:38 +00:00
lioncash 3a6c7803e8 IR: Handle 256-bit StoreRegister 
Extends StoreRegister to handle 256-bit vectors.
 2022-11-09 03:19:34 +00:00
Ryan Houdek aa837eddd5 Merge pull request #2143 from Sonicadvance1/kinetic_support 
InstallFEX.py: Adds support for Kinetic
 2022-11-08 14:38:52 -08:00
Ryan Houdek faef57838f InstallFEX.py: Adds support for Kinetic 
Also removes Hirsute and Impish since Ubuntu's PPA system doesn't
support these anymore.

Fixes #2140
 2022-11-08 14:26:59 -08:00
Ryan Houdek 04d4c5e017 Merge pull request #2141 from lioncash/addv 
IR: Handle 256-bit VAddV
 2022-11-08 12:14:47 -08:00
Ryan Houdek 9158877569 Merge pull request #2139 from neobrain/fix_thunks_guest_ide_integration 
Thunks: Fix guest targets not being detected by IDEs
 2022-11-08 12:09:44 -08:00
lioncash 1eae07f1b8 IR: Handle 256-bit VAddV 
Extends VAddV to handle 256-bit vectors.
 2022-11-08 18:21:30 +00:00
Tony Wasserka 14b22487f1 Thunks: Fix guest targets not being detected by IDEs 
The IDE integration path didn't set up the BITNESS variable. This change
also unmarks that variable as a CMake option since it's not a boolean value.
 2022-11-08 15:30:49 +01:00
Ryan Houdek 1ac7cd5835 OpcodeDispatcher: Disable PCLMUL if not supported on host 
Might fix Steam on Pi4
 2022-11-05 12:11:45 -07:00
Mai 5336f01725 Merge pull request #2135 from Sonicadvance1/release_process 
Update release process to include AUR
 2022-11-03 19:38:19 +00:00
Ryan Houdek b8b66b1829 Update release process to include AUR 2022-11-03 01:23:32 -07:00
Ryan Houdek fd3e988a20 Docs: Update for release FEX-2211 FEX-2211 2022-11-02 23:25:10 -07:00
Ryan Houdek b1d98f4e58 Merge pull request #2134 from lioncash/temp 
Arm64/ConversionOps: Eliminate use of temporary in Vector_FToF
 2022-11-02 19:18:40 -07:00
Ryan Houdek 9e7daf61d0 Merge pull request #2133 from lioncash/inselem 
IR: Handle 256-bit VInsElement
 2022-11-02 18:59:18 -07:00
lioncash 6fbe25753b IR: Handle 256-bit VInsElement 
Extends VInsElem to handle 256-bit vectors.
 2022-11-03 01:43:42 +00:00
Ryan Houdek 03f0edc5b5 Merge pull request #2132 from lioncash/indexed 
IR: Handle 256-bit LoadContextIndexed/StoreContextIndexed
 2022-11-02 17:13:36 -07:00
lioncash 5536f1e835 Arm64/ConversionOps: Eliminate use of temporary in Vector_FToF 
We can just use the destination register in this case.
 2022-11-02 23:50:28 +00:00
lioncash 0de36706da IR.json: Expand allowed size in LoadContext and StoreContext IR ops 
These can now handle 256-bit destinations
 2022-11-02 16:19:05 +00:00
lioncash 17722dad6d IR: Handle 256-bit LoadContextIndexed 
Extends LoadContextIndexed to handle 256-bit vectors.
 2022-11-02 16:16:58 +00:00
lioncash 0371599996 IR: Handle 256-bit StoreContextIndexed 
Extends StoreContextIndexed to handle 256-bit vectors.
 2022-11-02 16:07:02 +00:00
Ryan Houdek 199649b30f Merge pull request #2131 from lioncash/simplify 
Arm64/MemoryOps: Merge if statement into switch in ParanoidLoadMemTSO
 2022-11-01 21:35:25 -07:00
lioncash 4ef35488db Arm64/MemoryOps: Merge if statement into switch in ParanoidLoadMemTSO 
There's nothing preventing the OpSize == 1 case from being merged into
the switch, so we can do that to make things a little more consistent.
 2022-11-02 03:45:17 +00:00
Ryan Houdek 70a91ee6ce Merge pull request #2130 from lioncash/memory 
IR: Handle 256-bit StoreMem/StoreMemTSO/ParanoidStoreMemTSO
 2022-11-01 20:41:34 -07:00
lioncash 418a27e47e IR: Handle 256-bit ParanoidStoreMemTSO 
Extends ParanoidStoreMemTSO to handle 256-bit vectors.
 2022-11-01 23:04:30 +00:00
lioncash 61c76d02cc IR: Handle 256-bit StoreMemTSO 
Extends StoreMemTSO to handle 256-bit vectors.
 2022-11-01 22:59:29 +00:00
lioncash d98641221d IR: Handle 256-bit StoreMem 
Extends StoreMem to handle 256-bit vectors.
 2022-11-01 21:39:52 +00:00
Ryan Houdek 8a14f87a44 Merge pull request #2129 from lioncash/memory 
IR: Handle 256-bit LoadMem/LoadMemTSO/ParanoidLoadMemTSO
 2022-11-01 14:23:19 -07:00
lioncash 02ce71734c IR: handle 256-bit ParanoidLoadTSO 
Extends ParanoidLoadTSO to handle 256-bit vectors.
 2022-11-01 21:02:42 +00:00