steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-12 11:00:42 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity

IR: Removes implicit sized EXTR

Browse Source
This commit is contained in:
Ryan Houdek committed 2023-08-28 05:02:00 -07:00
1 parent c8c8ddbd4f
commit ec3e7ceeb5
2 files changed
+3 -6
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

FEXCore/Source/Interface/Core/OpcodeDispatcher.cpp
+3 -3
View File
@@ -1974,7 +1974,7 @@ void OpDispatchBuilder::SHLDImmediateOp(OpcodeArgs) {
}
else {
// 32-bit and 64-bit SHLD behaves like an EXTR where the lower bits are filled from the source.
Res = _Extr(Dest, Src, Size - Shift);
Res = _Extr(IR::SizeToOpSize(GetSrcSize(Op)), Dest, Src, Size - Shift);
}
StoreResult(GPRClass, Op, Res, -1);
@@ -2075,7 +2075,7 @@ void OpDispatchBuilder::SHRDImmediateOp(OpcodeArgs) {
}
else {
// 32-bit and 64-bit SHRD behaves like an EXTR where the upper bits are filled from the source.
Res = _Extr(Src, Dest, Shift);
Res = _Extr(IR::SizeToOpSize(GetSrcSize(Op)), Src, Dest, Shift);
}
StoreResult(GPRClass, Op, Res, -1);
@@ -2524,7 +2524,7 @@ void OpDispatchBuilder::RCROp1Bit(OpcodeArgs) {
if (Size == 32 || Size == 64) {
// Rotate and insert CF in the upper bit
auto Res = _Extr(CF, Dest, Shift);
auto Res = _Extr(IR::SizeToOpSize(GetSrcSize(Op)), CF, Dest, Shift);
// Our new CF will be bit (Shift - 1) of the source
auto NewCF = _Bfe(1, Shift - 1, Dest);