steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-06 17:00:19 +02:00
Code Issues Packages Projects Releases 66 Wiki Activity

CoreState: Add some more alignment checks

Browse Source 
Just to ensure we don't hit performance penalties of some CPUs.
We already weren't, but make sure.
This commit is contained in:
Ryan Houdek committed 2026-02-20 12:57:21 -08:00
1 parent 537d1599f3
commit b130d14de4
1 file changed
+6
Download Patch File Download Diff File Expand all files Collapse all files
FEXCore/include/FEXCore/Core/CoreState.h
+6
View File
@@ -253,6 +253,12 @@ static_assert(offsetof(CPUState, gregs[15]) <= 504, "gregs maximum offset must b
static_assert(offsetof(CPUState, DeferredSignalRefCount) % 8 == 0, "Needs to be 8-byte aligned");
static_assert(offsetof(CPUState, L1Pointer) <= 504, "This needs to be <= 504 for ldp");
static_assert(offsetof(CPUState, L1Mask) == (offsetof(CPUState, L1Pointer) + 8), "These two variables are paired");
static_assert(offsetof(CPUState, pf_raw) <= 252, "pf_raw must be within ldp imm offset range");
static_assert((offsetof(CPUState, pf_raw) + 4) == offsetof(CPUState, af_raw), "pf_raw and af_raw must be sequential");
// Some CPU architectures have a penalty for alignment of ldp/stp not being 2 * <element_size>.
static_assert(offsetof(CPUState, gregs[0]) % 16 == 0, "gregs should be 16-byte aligned");
static_assert(offsetof(CPUState, pf_raw) % 8 == 0, "pf_raw must be 8-byte aligned.");
struct InternalThreadState;