steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-11 21:00:40 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity

FEXCore: Fixes 16-bit operand size Leave

Browse Source 
Weren't testing this edge case just like enter
This commit is contained in:
Ryan Houdek committed 2025-08-11 17:01:49 -07:00
1 parent 135d17fbd3
commit 0879994aff
2 files changed
+32 -3
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

FEXCore/Source/Interface/Core/OpcodeDispatcher.cpp
+6 -3
View File
@@ -498,15 +498,18 @@ void OpDispatchBuilder::POPSegmentOp(OpcodeArgs, uint32_t SegmentReg) {
}
void OpDispatchBuilder::LEAVEOp(OpcodeArgs) {
const auto GPRSize = GetGPROpSize();
const auto OperandSize = (Op->Flags & FEXCore::X86Tables::DecodeFlags::FLAG_OPERAND_SIZE) ? OpSize::i16Bit : GPRSize;
// First we move RBP in to RSP and then behave effectively like a pop
auto SP = _RMWHandle(LoadGPRRegister(X86State::REG_RBP));
auto NewGPR = Pop(OpSizeFromSrc(Op), SP);
auto NewGPR = Pop(OperandSize, SP);
// Store the new stack pointer
StoreGPRRegister(X86State::REG_RSP, SP);
StoreGPRRegister(X86State::REG_RSP, SP, OperandSize);
// Store what we loaded to RBP
StoreGPRRegister(X86State::REG_RBP, NewGPR);
StoreGPRRegister(X86State::REG_RBP, NewGPR, OperandSize);
}
void OpDispatchBuilder::CALLOp(OpcodeArgs) {