mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-11 12:00:23 +02:00
Alyssa Rosenzweig
9d86e11a47
RA should not depend on whether we support AVX, that's a huge layering violation! and fortunately, it does not. Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
39 lines
1.4 KiB
C++
39 lines
1.4 KiB
C++
// SPDX-License-Identifier: MIT
|
|
#pragma once
|
|
|
|
#include <FEXCore/fextl/memory.h>
|
|
|
|
namespace FEXCore {
|
|
class CPUIDEmu;
|
|
}
|
|
|
|
namespace FEXCore::Utils {
|
|
class IntrusivePooledAllocator;
|
|
}
|
|
|
|
namespace FEXCore::IR {
|
|
class Pass;
|
|
class RegisterAllocationPass;
|
|
class RegisterAllocationData;
|
|
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateConstProp(bool InlineConstants, bool SupportsTSOImm9, bool Is64BitMode);
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateContextLoadStoreElimination(bool SupportsAVX);
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateInlineCallOptimization(const FEXCore::CPUIDEmu* CPUID);
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateDeadFlagCalculationEliminination();
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateDeadStoreElimination();
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreatePassDeadCodeElimination();
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateIRCompaction(FEXCore::Utils::IntrusivePooledAllocator& Allocator);
|
|
fextl::unique_ptr<FEXCore::IR::RegisterAllocationPass> CreateRegisterAllocationPass(FEXCore::IR::Pass* CompactionPass);
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateLongDivideEliminationPass();
|
|
|
|
namespace Validation {
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateIRValidation();
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateRAValidation();
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateValueDominanceValidation();
|
|
} // namespace Validation
|
|
|
|
namespace Debug {
|
|
fextl::unique_ptr<FEXCore::IR::Pass> CreateIRDumper();
|
|
}
|
|
} // namespace FEXCore::IR
|