mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-15 01:00:53 +02:00
This was a debug LoadConstant that would load the entry in to a temprary register to make it easier to see what RIP a block was in. This was implemented when FEX stopped storing the RIP in the CPU state for every block. This is now no longer necessary since FEX stores the in the tail data of the block. This was affecting instructioncountci when in a debug build.