steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-15 14:00:38 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity
Files
bad7cd12626426ba2f2a8d5db9ded2ba396b3015
FEX-Emu--FEX/External/FEXCore/Source/Interface/Core
T
History
Ryan Houdek bad7cd1262 Fixes a potential crash in ARM64's AtomicSwap 
When RA made the source address register be the same register as the
destination register then we could have overwritten the address with the
move.
Use a temporary until we get RA constraints in place.
2020-08-19 13:51:40 -07:00
..
Interpreter
Implements TSO memory ops in interpreter
2020-08-12 15:24:00 -07:00
JIT
Fixes a potential crash in ARM64's AtomicSwap
2020-08-19 13:51:40 -07:00
LLVMJIT
Implements TSO ops in LLVM backend
2020-08-12 15:24:01 -07:00
X86Tables
Declares new sigret x86 instruction and IR op
2020-08-08 06:42:06 -07:00
BlockCache.cpp
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
BlockCache.h
Allows block cache to export virtual memory size
2020-08-02 17:53:20 -07:00
BlockSamplingData.cpp
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
BlockSamplingData.h
Fixes some missing includes
2020-05-25 20:04:17 -07:00
Core.cpp
Extends SignalDelegator duty
2020-08-11 00:33:49 +01:00
Core.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
CPUID.cpp
Disables CLMUL in CPUID
2020-07-13 10:27:48 -07:00
CPUID.h
Add a compile define for choosing CPUID manufacturer id
2020-04-15 11:08:32 -07:00
DebugData.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
Frontend.cpp
Correctly fixes prefix ordering in the frontend
2020-07-15 00:10:20 -07:00
Frontend.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
GdbServer.cpp
Cleans up x86-64 syscall implementation
2020-04-05 14:00:13 -07:00
GdbServer.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
InternalThreadState.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
OpcodeDispatcher.cpp
Switches the OpcodeDispatcher over to using TSO IR ops
2020-08-13 20:49:19 +01:00
OpcodeDispatcher.h
Declares new sigret x86 instruction and IR op
2020-08-08 06:42:06 -07:00
SignalDelegator.cpp
Adds support for guest sigprocmask
2020-08-18 21:00:33 +01:00
SignalDelegator.h
Adds support for guest sigprocmask
2020-08-18 21:00:33 +01:00
X86DebugInfo.cpp
Add silent log
2020-05-02 01:45:22 +03:00
X86HelperGen.cpp
Adds an x86 generated code helper class
2020-08-02 18:14:47 -07:00
X86HelperGen.h
Adds an x86 generated code helper class
2020-08-02 18:14:47 -07:00
X86Tables.cpp
Passes the running mode through from FEX to FEXCore
2020-05-14 00:56:31 -07:00