Files
FEX-Emu--FEX/FEXCore/Source/Interface/Core/OpcodeDispatcher
Lioncache 99b5aaa426 OpcodeDispatcher: Remove extraneous moves in VMOVSS/VMOVSD register case
In the event that we have a full length vector, we can just load and move
from it, which gets rid of a little bit of mov noise. Since all we intend
to do is perform an insert from one vector into another, we don't need the
zero-extending behavior that an 64-bit vector load would do.
2023-08-19 17:35:12 -04:00
..
2023-08-17 16:32:16 -04:00
2023-08-17 16:32:16 -04:00
2023-08-17 16:32:16 -04:00
2023-08-17 16:32:16 -04:00