mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-09 06:00:15 +02:00
Ryan Houdek
4060f4018e
In regular SIB land the index register encoding of 0b100 encodes to "no register", this feature lets you get SIB encodings without an index register for flexibility. In VSIB encoding this isn't expected behaviour and instead there are no encodings where an index register is missing. Allowing you to encode all sixteen registers as an index register. This was causing an abort in `AVX128_LoadVSIB` because the index turned in to an invalid register. Working instruction: `vgatherdps ymm2, dword [eax+ymm5*4], ymm7` Broken instruction: `vgatherdps ymm0, dword [eax+ymm4*4], ymm7` This fixes a crash in libfmod where it is using gathers in the wild. Fixing a crash in Ender Lilies.