mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-06 14:00:16 +02:00
1699 lines
49 KiB
JSON
1699 lines
49 KiB
JSON
{
|
|
"Features": {
|
|
"Bitness": 64,
|
|
"EnabledHostFeatures": [
|
|
"FLAGM",
|
|
"FLAGM2",
|
|
"FRINTTS"
|
|
],
|
|
"DisabledHostFeatures": [
|
|
"SVE128",
|
|
"SVE256",
|
|
"RPRES",
|
|
"AFP"
|
|
]
|
|
},
|
|
"Comment": [
|
|
"These are instruction combinations that could be more optimal if FEX optimized for them"
|
|
],
|
|
"Instructions": {
|
|
"cpuid constant": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 57,
|
|
"Comment": [
|
|
"CPUID function call with constant function id"
|
|
],
|
|
"x86Insts": [
|
|
"mov rax, 0",
|
|
"cpuid"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w4, #0x0",
|
|
"isb",
|
|
"mov x1, x4",
|
|
"mov x2, x7",
|
|
"sub sp, sp, #0xf0 (240)",
|
|
"mov x3, sp",
|
|
"st1 {v2.2d, v3.2d}, [x3], #32",
|
|
"st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x3], #64",
|
|
"st1 {v8.2d, v9.2d, v10.2d, v11.2d}, [x3], #64",
|
|
"st1 {v12.2d, v13.2d, v14.2d, v15.2d}, [x3], #64",
|
|
"stp x18, x30, [x3], #16",
|
|
"mrs x3, nzcv",
|
|
"str w3, [x28, #1000]",
|
|
"stp x4, x7, [x28, #288]",
|
|
"stp x5, x6, [x28, #304]",
|
|
"stp x8, x9, [x28, #320]",
|
|
"stp x10, x11, [x28, #336]",
|
|
"stp x12, x13, [x28, #352]",
|
|
"stp x14, x15, [x28, #368]",
|
|
"stp x16, x17, [x28, #384]",
|
|
"stp x19, x29, [x28, #400]",
|
|
"stp w26, w27, [x28, #16]",
|
|
"add x3, x28, #0x1a0 (416)",
|
|
"st1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x3], #64",
|
|
"st1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x3], #64",
|
|
"st1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x3], #64",
|
|
"st1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x3], #64",
|
|
"ldr x0, [x28, #1368]",
|
|
"ldr x3, [x28, #1376]",
|
|
"blr x3",
|
|
"ldr w4, [x28, #1000]",
|
|
"msr nzcv, x4",
|
|
"add x4, x28, #0x1a0 (416)",
|
|
"ld1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x4], #64",
|
|
"ld1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x4], #64",
|
|
"ld1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x4], #64",
|
|
"ld1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x4], #64",
|
|
"ldp x4, x7, [x28, #288]",
|
|
"ldp x5, x6, [x28, #304]",
|
|
"ldp x8, x9, [x28, #320]",
|
|
"ldp x10, x11, [x28, #336]",
|
|
"ldp x12, x13, [x28, #352]",
|
|
"ldp x14, x15, [x28, #368]",
|
|
"ldp x16, x17, [x28, #384]",
|
|
"ldp x19, x29, [x28, #400]",
|
|
"ldp w26, w27, [x28, #16]",
|
|
"ld1 {v2.2d, v3.2d}, [sp], #32",
|
|
"ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
|
|
"ld1 {v8.2d, v9.2d, v10.2d, v11.2d}, [sp], #64",
|
|
"ld1 {v12.2d, v13.2d, v14.2d, v15.2d}, [sp], #64",
|
|
"ldp x18, x30, [sp], #16",
|
|
"mov w20, w0",
|
|
"mov w21, w1",
|
|
"lsr x6, x0, #32",
|
|
"lsr x5, x1, #32",
|
|
"mov x7, x21",
|
|
"mov x4, x20"
|
|
]
|
|
},
|
|
"xgetbv constant": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 51,
|
|
"Comment": [
|
|
"XGETBV function call with constant function id"
|
|
],
|
|
"x86Insts": [
|
|
"mov rcx, 0",
|
|
"xgetbv"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w7, #0x0",
|
|
"sub sp, sp, #0xf0 (240)",
|
|
"mov x3, sp",
|
|
"st1 {v2.2d, v3.2d}, [x3], #32",
|
|
"st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x3], #64",
|
|
"st1 {v8.2d, v9.2d, v10.2d, v11.2d}, [x3], #64",
|
|
"st1 {v12.2d, v13.2d, v14.2d, v15.2d}, [x3], #64",
|
|
"stp x18, x30, [x3], #16",
|
|
"mrs x3, nzcv",
|
|
"str w3, [x28, #1000]",
|
|
"stp x4, x7, [x28, #288]",
|
|
"stp x5, x6, [x28, #304]",
|
|
"stp x8, x9, [x28, #320]",
|
|
"stp x10, x11, [x28, #336]",
|
|
"stp x12, x13, [x28, #352]",
|
|
"stp x14, x15, [x28, #368]",
|
|
"stp x16, x17, [x28, #384]",
|
|
"stp x19, x29, [x28, #400]",
|
|
"stp w26, w27, [x28, #16]",
|
|
"add x3, x28, #0x1a0 (416)",
|
|
"st1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x3], #64",
|
|
"st1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x3], #64",
|
|
"st1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x3], #64",
|
|
"st1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x3], #64",
|
|
"mov w1, w7",
|
|
"ldr x0, [x28, #1368]",
|
|
"ldr x2, [x28, #1384]",
|
|
"blr x2",
|
|
"ldr w4, [x28, #1000]",
|
|
"msr nzcv, x4",
|
|
"add x4, x28, #0x1a0 (416)",
|
|
"ld1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x4], #64",
|
|
"ld1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x4], #64",
|
|
"ld1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x4], #64",
|
|
"ld1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x4], #64",
|
|
"ldp x4, x7, [x28, #288]",
|
|
"ldp x5, x6, [x28, #304]",
|
|
"ldp x8, x9, [x28, #320]",
|
|
"ldp x10, x11, [x28, #336]",
|
|
"ldp x12, x13, [x28, #352]",
|
|
"ldp x14, x15, [x28, #368]",
|
|
"ldp x16, x17, [x28, #384]",
|
|
"ldp x19, x29, [x28, #400]",
|
|
"ldp w26, w27, [x28, #16]",
|
|
"ld1 {v2.2d, v3.2d}, [sp], #32",
|
|
"ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
|
|
"ld1 {v8.2d, v9.2d, v10.2d, v11.2d}, [sp], #64",
|
|
"ld1 {v12.2d, v13.2d, v14.2d, v15.2d}, [sp], #64",
|
|
"ldp x18, x30, [sp], #16",
|
|
"mov w4, w0",
|
|
"lsr x5, x0, #32"
|
|
]
|
|
},
|
|
"signed div narrow": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 5,
|
|
"Comment": [
|
|
"div narrowing with known smaller sources",
|
|
"dividend in rdx:rax"
|
|
],
|
|
"x86Insts": [
|
|
"cqo",
|
|
"idiv rcx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"asr x5, x4, #63",
|
|
"sdiv x20, x4, x7",
|
|
"msub x22, x20, x7, x4",
|
|
"mov x5, x22",
|
|
"mov x4, x20"
|
|
]
|
|
},
|
|
"unsigned div narrow": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 5,
|
|
"Comment": [
|
|
"div narrowing with known smaller sources",
|
|
"dividend in rdx:rax"
|
|
],
|
|
"x86Insts": [
|
|
"mov rdx, 0",
|
|
"div rcx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w5, #0x0",
|
|
"udiv x20, x4, x7",
|
|
"msub x22, x20, x7, x4",
|
|
"mov x5, x22",
|
|
"mov x4, x20"
|
|
]
|
|
},
|
|
"unsigned div narrow with flags": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"div narrowing with known smaller sources",
|
|
"dividend in rdx:rax"
|
|
],
|
|
"x86Insts": [
|
|
"xor rdx, rdx",
|
|
"div rcx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"subs w26, w5, w5",
|
|
"mov w5, #0x0",
|
|
"udiv x20, x4, x7",
|
|
"msub x22, x20, x7, x4",
|
|
"mov x5, x22",
|
|
"mov x4, x20"
|
|
]
|
|
},
|
|
"signed div narrow 32-bit": {
|
|
"x86InstructionCount": 3,
|
|
"ExpectedInstructionCount": 10,
|
|
"x86Insts": [
|
|
"mov eax, edi",
|
|
"cdq",
|
|
"idiv esi"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w4, w11",
|
|
"asr w5, w4, #31",
|
|
"mov w20, w10",
|
|
"mov x0, x4",
|
|
"bfi x0, x5, #32, #32",
|
|
"sxtw x1, w20",
|
|
"sdiv x22, x0, x1",
|
|
"msub x24, x22, x1, x0",
|
|
"mov w4, w22",
|
|
"mov w5, w24"
|
|
]
|
|
},
|
|
"unsigned div narrow 32-bit": {
|
|
"x86InstructionCount": 3,
|
|
"ExpectedInstructionCount": 7,
|
|
"x86Insts": [
|
|
"mov eax, edi",
|
|
"xor edx, edx",
|
|
"div esi"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w4, w11",
|
|
"subs w26, w5, w5",
|
|
"mov w5, #0x0",
|
|
"udiv w20, w4, w10",
|
|
"msub w22, w20, w10, w4",
|
|
"mov w4, w20",
|
|
"mov w5, w22"
|
|
]
|
|
},
|
|
"inline syscall": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 106,
|
|
"Comment": [
|
|
"Simple inline syscall check",
|
|
"When the syscall number is a known constant that matches host semantics then it can be inlined",
|
|
"InstcountCI is setup that it claims to be a 64-bit Linux syscall handler"
|
|
],
|
|
"x86Insts": [
|
|
"mov rax, 0",
|
|
"syscall"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w4, #0x0",
|
|
"mov w20, #0x5",
|
|
"movk w20, #0x1, lsl #16",
|
|
"str x20, [x28, #24]",
|
|
"cset w20, lo",
|
|
"eor x21, x27, x26",
|
|
"ubfx w21, w21, #4, #1",
|
|
"orr x20, x20, x21, lsl #4",
|
|
"ldrb w21, [x28, #984]",
|
|
"orr x20, x20, x21, lsl #8",
|
|
"ldrb w21, [x28, #985]",
|
|
"orr x20, x20, x21, lsl #9",
|
|
"ldrsb x21, [x28, #986]",
|
|
"lsr x21, x21, #63",
|
|
"orr x20, x20, x21, lsl #10",
|
|
"cset w21, vs",
|
|
"orr x20, x20, x21, lsl #11",
|
|
"ldrb w21, [x28, #988]",
|
|
"orr x20, x20, x21, lsl #12",
|
|
"ldrb w21, [x28, #990]",
|
|
"orr x20, x20, x21, lsl #14",
|
|
"ldrb w21, [x28, #992]",
|
|
"orr x20, x20, x21, lsl #16",
|
|
"ldrb w21, [x28, #993]",
|
|
"orr x20, x20, x21, lsl #17",
|
|
"ldrb w21, [x28, #994]",
|
|
"orr x20, x20, x21, lsl #18",
|
|
"ldrb w21, [x28, #995]",
|
|
"orr x20, x20, x21, lsl #19",
|
|
"ldrb w21, [x28, #996]",
|
|
"orr x20, x20, x21, lsl #20",
|
|
"ldrb w21, [x28, #997]",
|
|
"orr x20, x20, x21, lsl #21",
|
|
"eor w0, w26, w26, lsr #4",
|
|
"eor w0, w0, w0, lsr #2",
|
|
"eor w21, w0, w0, lsr #1",
|
|
"orr x21, x21, #0xfffffffffffffffe",
|
|
"orn x20, x20, x21, ror #62",
|
|
"mrs x21, nzcv",
|
|
"and x21, x21, #0xc0000000",
|
|
"orr x20, x20, x21, lsr #24",
|
|
"orr x15, x20, #0x2",
|
|
"mov w7, #0x7",
|
|
"movk w7, #0x1, lsl #16",
|
|
"sub sp, sp, #0xf0 (240)",
|
|
"mov x0, sp",
|
|
"st1 {v2.2d, v3.2d}, [x0], #32",
|
|
"st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
|
|
"st1 {v8.2d, v9.2d, v10.2d, v11.2d}, [x0], #64",
|
|
"st1 {v12.2d, v13.2d, v14.2d, v15.2d}, [x0], #64",
|
|
"stp x18, x30, [x0], #16",
|
|
"mrs x0, nzcv",
|
|
"str w0, [x28, #1000]",
|
|
"stp x4, x7, [x28, #288]",
|
|
"stp x5, x6, [x28, #304]",
|
|
"stp x8, x9, [x28, #320]",
|
|
"stp x10, x11, [x28, #336]",
|
|
"stp x12, x13, [x28, #352]",
|
|
"stp x14, x15, [x28, #368]",
|
|
"stp x16, x17, [x28, #384]",
|
|
"stp x19, x29, [x28, #400]",
|
|
"stp w26, w27, [x28, #16]",
|
|
"add x0, x28, #0x1a0 (416)",
|
|
"st1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x0], #64",
|
|
"st1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x0], #64",
|
|
"st1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x0], #64",
|
|
"st1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x0], #64",
|
|
"mov w0, #0xffff",
|
|
"str x0, [x28, #1312]",
|
|
"sub sp, sp, #0x40 (64)",
|
|
"str x4, [sp]",
|
|
"str x11, [sp, #8]",
|
|
"str x10, [sp, #16]",
|
|
"str x5, [sp, #24]",
|
|
"str x14, [sp, #32]",
|
|
"str x12, [sp, #40]",
|
|
"str x13, [sp, #48]",
|
|
"ldr x0, [x28, #1392]",
|
|
"ldr x3, [x28, #1400]",
|
|
"mov x1, x28",
|
|
"mov x2, sp",
|
|
"blr x3",
|
|
"add sp, sp, #0x40 (64)",
|
|
"ldr w1, [x28, #1000]",
|
|
"msr nzcv, x1",
|
|
"add x1, x28, #0x1a0 (416)",
|
|
"ld1 {v16.2d, v17.2d, v18.2d, v19.2d}, [x1], #64",
|
|
"ld1 {v20.2d, v21.2d, v22.2d, v23.2d}, [x1], #64",
|
|
"ld1 {v24.2d, v25.2d, v26.2d, v27.2d}, [x1], #64",
|
|
"ld1 {v28.2d, v29.2d, v30.2d, v31.2d}, [x1], #64",
|
|
"ldp x4, x7, [x28, #288]",
|
|
"ldp x5, x6, [x28, #304]",
|
|
"ldp x8, x9, [x28, #320]",
|
|
"ldp x10, x11, [x28, #336]",
|
|
"ldp x12, x13, [x28, #352]",
|
|
"ldp x14, x15, [x28, #368]",
|
|
"ldp x16, x17, [x28, #384]",
|
|
"ldp x19, x29, [x28, #400]",
|
|
"ldp w26, w27, [x28, #16]",
|
|
"str xzr, [x28, #1312]",
|
|
"ld1 {v2.2d, v3.2d}, [sp], #32",
|
|
"ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
|
|
"ld1 {v8.2d, v9.2d, v10.2d, v11.2d}, [sp], #64",
|
|
"ld1 {v12.2d, v13.2d, v14.2d, v15.2d}, [sp], #64",
|
|
"ldp x18, x30, [sp], #16",
|
|
"mov x4, x0"
|
|
]
|
|
},
|
|
"push ax, bx": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 2,
|
|
"Comment": [
|
|
"Mergable 16-bit pushes. May or may not be an optimization."
|
|
],
|
|
"x86Insts": [
|
|
"push ax",
|
|
"push bx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"strh w4, [x8, #-2]!",
|
|
"strh w6, [x8, #-2]!"
|
|
]
|
|
},
|
|
"push rax, rbx": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 1,
|
|
"Comment": [
|
|
"Mergable 64-bit pushes"
|
|
],
|
|
"x86Insts": [
|
|
"push rax",
|
|
"push rbx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"stp x6, x4, [x8, #-16]!"
|
|
]
|
|
},
|
|
"adds xmm0, xmm1, xmm2": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 4,
|
|
"Comment": [
|
|
"Redundant scalar adds that can get eliminated without AFP."
|
|
],
|
|
"x86Insts": [
|
|
"addss xmm0, xmm1",
|
|
"addss xmm0, xmm2"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"fadd s0, s16, s17",
|
|
"mov v16.s[0], v0.s[0]",
|
|
"fadd s0, s16, s18",
|
|
"mov v16.s[0], v0.s[0]"
|
|
]
|
|
},
|
|
"positive movsb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"movsb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"ldrb w21, [x10]",
|
|
"strb w21, [x11]",
|
|
"add x10, x10, #0x1 (1)",
|
|
"add x11, x11, #0x1 (1)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive movsw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"movsw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"ldrh w21, [x10]",
|
|
"strh w21, [x11]",
|
|
"add x10, x10, #0x2 (2)",
|
|
"add x11, x11, #0x2 (2)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive movsd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"movsd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"ldr w21, [x10]",
|
|
"str w21, [x11]",
|
|
"add x10, x10, #0x4 (4)",
|
|
"add x11, x11, #0x4 (4)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive movsq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"movsq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"ldr x21, [x10]",
|
|
"str x21, [x11]",
|
|
"add x10, x10, #0x8 (8)",
|
|
"add x11, x11, #0x8 (8)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative movsb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"movsb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"ldrb w21, [x10]",
|
|
"strb w21, [x11]",
|
|
"sub x10, x10, #0x1 (1)",
|
|
"sub x11, x11, #0x1 (1)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative movsw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"movsw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"ldrh w21, [x10]",
|
|
"strh w21, [x11]",
|
|
"sub x10, x10, #0x2 (2)",
|
|
"sub x11, x11, #0x2 (2)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative movsd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"movsd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"ldr w21, [x10]",
|
|
"str w21, [x11]",
|
|
"sub x10, x10, #0x4 (4)",
|
|
"sub x11, x11, #0x4 (4)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative movsq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 6,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"movsq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"ldr x21, [x10]",
|
|
"str x21, [x11]",
|
|
"sub x10, x10, #0x8 (8)",
|
|
"sub x11, x11, #0x8 (8)",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive rep movsb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 43,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep movsb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x78",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x54",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x40 (64)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x40 (64)",
|
|
"cbz x0, #+0x34",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x14",
|
|
"ldrb w3, [x2], #1",
|
|
"strb w3, [x1], #1",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"add x22, x0, x2",
|
|
"add x21, x1, x2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"positive rep movsw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 43,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep movsw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x78",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x54",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x34",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x14",
|
|
"ldrh w3, [x2], #2",
|
|
"strh w3, [x1], #2",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"add x22, x0, x2, lsl #1",
|
|
"add x21, x1, x2, lsl #1",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"positive rep movsd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 43,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep movsd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x78",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x54",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x34",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x14",
|
|
"ldr w3, [x2], #4",
|
|
"str w3, [x1], #4",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"add x22, x0, x2, lsl #2",
|
|
"add x21, x1, x2, lsl #2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"positive rep movsq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 43,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep movsq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x78",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x54",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x34",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #32",
|
|
"stp q0, q1, [x1], #32",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x4 (4)",
|
|
"cbz x0, #+0x14",
|
|
"ldr x3, [x2], #8",
|
|
"str x3, [x1], #8",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"add x22, x0, x2, lsl #3",
|
|
"add x21, x1, x2, lsl #3",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"negative rep movsb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 47,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep movsb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x88",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x64",
|
|
"sub x1, x1, #0x1f (31)",
|
|
"sub x2, x2, #0x1f (31)",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x40 (64)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x40 (64)",
|
|
"cbz x0, #+0x3c",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x1c",
|
|
"add x1, x1, #0x1f (31)",
|
|
"add x2, x2, #0x1f (31)",
|
|
"ldrb w3, [x2], #-1",
|
|
"strb w3, [x1], #-1",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"sub x22, x0, x2",
|
|
"sub x21, x1, x2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"negative rep movsw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 47,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep movsw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x88",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x64",
|
|
"sub x1, x1, #0x1e (30)",
|
|
"sub x2, x2, #0x1e (30)",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x3c",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x1c",
|
|
"add x1, x1, #0x1e (30)",
|
|
"add x2, x2, #0x1e (30)",
|
|
"ldrh w3, [x2], #-2",
|
|
"strh w3, [x1], #-2",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"sub x22, x0, x2, lsl #1",
|
|
"sub x21, x1, x2, lsl #1",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"negative rep movsd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 47,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep movsd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x88",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x64",
|
|
"sub x1, x1, #0x1c (28)",
|
|
"sub x2, x2, #0x1c (28)",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x3c",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x1c",
|
|
"add x1, x1, #0x1c (28)",
|
|
"add x2, x2, #0x1c (28)",
|
|
"ldr w3, [x2], #-4",
|
|
"str w3, [x1], #-4",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"sub x22, x0, x2, lsl #2",
|
|
"sub x21, x1, x2, lsl #2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"negative rep movsq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 47,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep movsq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"mov x2, x10",
|
|
"cbz x0, #+0x88",
|
|
"sub x3, x1, x2",
|
|
"tbz x3, #63, #+0x8",
|
|
"neg x3, x3",
|
|
"sub x3, x3, #0x20 (32)",
|
|
"tbnz x3, #63, #+0x64",
|
|
"sub x1, x1, #0x18 (24)",
|
|
"sub x2, x2, #0x18 (24)",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x44",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x1c",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0x14",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x3c",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"ldp q0, q1, [x2], #-32",
|
|
"stp q0, q1, [x1], #-32",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x4 (4)",
|
|
"cbz x0, #+0x1c",
|
|
"add x1, x1, #0x18 (24)",
|
|
"add x2, x2, #0x18 (24)",
|
|
"ldr x3, [x2], #-8",
|
|
"str x3, [x1], #-8",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0xc",
|
|
"mov x0, x11",
|
|
"mov x1, x10",
|
|
"mov x2, x7",
|
|
"sub x22, x0, x2, lsl #3",
|
|
"sub x21, x1, x2, lsl #3",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]",
|
|
"mov x11, x22",
|
|
"mov x10, x21"
|
|
]
|
|
},
|
|
"positive rep stosb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 29,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep stosb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"uxtb w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x58",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.16b, w21",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #32",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x40 (64)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x40 (64)",
|
|
"cbz x0, #+0x2c",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x10",
|
|
"strb w21, [x1], #1",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"add x11, x11, x7",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive rep stosw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 29,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep stosw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"uxth w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x58",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.8h, w21",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #32",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x2c",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x10",
|
|
"strh w21, [x1], #2",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"add x11, x11, x7, lsl #1",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive rep stosd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 29,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep stosd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x58",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.4s, w21",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #32",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x2c",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x10",
|
|
"str w21, [x1], #4",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"add x11, x11, x7, lsl #2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"positive rep stosq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 28,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"cld",
|
|
"rep stosq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov w20, #0x1",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x58",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.2d, x4",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #32",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x2c",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #32",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x4 (4)",
|
|
"cbz x0, #+0x10",
|
|
"str x4, [x1], #8",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"add x11, x11, x7, lsl #3",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative rep stosb": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 31,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep stosb"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"uxtb w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x60",
|
|
"sub x1, x1, #0x1f (31)",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.16b, w21",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #-32",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x40 (64)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x40 (64)",
|
|
"cbz x0, #+0x30",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x14",
|
|
"add x1, x1, #0x1f (31)",
|
|
"strb w21, [x1], #-1",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"sub x11, x11, x7",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative rep stosw": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 31,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep stosw"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"uxth w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x60",
|
|
"sub x1, x1, #0x1e (30)",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.8h, w21",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #-32",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x20 (32)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x20 (32)",
|
|
"cbz x0, #+0x30",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x14",
|
|
"add x1, x1, #0x1e (30)",
|
|
"strh w21, [x1], #-2",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"sub x11, x11, x7, lsl #1",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative rep stosd": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 31,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep stosd"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov w21, w4",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x60",
|
|
"sub x1, x1, #0x1c (28)",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.4s, w21",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #-32",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x10 (16)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x10 (16)",
|
|
"cbz x0, #+0x30",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x14",
|
|
"add x1, x1, #0x1c (28)",
|
|
"str w21, [x1], #-4",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"sub x11, x11, x7, lsl #2",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"negative rep stosq": {
|
|
"x86InstructionCount": 2,
|
|
"ExpectedInstructionCount": 30,
|
|
"Comment": [
|
|
"When direction flag is a compile time constant we can optimize",
|
|
"loads and stores can turn in to post-increment when known"
|
|
],
|
|
"x86Insts": [
|
|
"std",
|
|
"rep stosq"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x20, #0xffffffffffffffff",
|
|
"mov x0, x7",
|
|
"mov x1, x11",
|
|
"cbz x0, #+0x60",
|
|
"sub x1, x1, #0x18 (24)",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x3c",
|
|
"dup v1.2d, x4",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x14",
|
|
"stp q1, q1, [x1], #-32",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x8 (8)",
|
|
"tbz x0, #63, #-0xc",
|
|
"add x0, x0, #0x8 (8)",
|
|
"cbz x0, #+0x30",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbnz x0, #63, #+0x10",
|
|
"stp q1, q1, [x1], #-32",
|
|
"sub x0, x0, #0x4 (4)",
|
|
"tbz x0, #63, #-0x8",
|
|
"add x0, x0, #0x4 (4)",
|
|
"cbz x0, #+0x14",
|
|
"add x1, x1, #0x18 (24)",
|
|
"str x4, [x1], #-8",
|
|
"sub x0, x0, #0x1 (1)",
|
|
"cbnz x0, #-0x8",
|
|
"sub x11, x11, x7, lsl #3",
|
|
"mov w7, #0x0",
|
|
"strb w20, [x28, #986]"
|
|
]
|
|
},
|
|
"Sekiro spill block": {
|
|
"x86InstructionCount": 119,
|
|
"ExpectedInstructionCount": 115,
|
|
"Comment": [
|
|
"This block of code came from the settings screen when it loaded",
|
|
"It was originally at RIP: 0x14232cca0 and has been deobfuscated"
|
|
],
|
|
"x86Insts": [
|
|
"mov QWORD [rsp+0x8],rcx",
|
|
"push rbx",
|
|
"push rbp",
|
|
"push rsi",
|
|
"push rdi",
|
|
"push r12",
|
|
"push r13",
|
|
"push r14",
|
|
"push r15",
|
|
"sub rsp,0x18",
|
|
"mov ecx,dword [rdx+0x24]",
|
|
"mov esi,dword [rdx]",
|
|
"mov ebp,dword [rdx+0x4]",
|
|
"mov r14d,dword [rdx+0x8]",
|
|
"mov r15d,dword [rdx+0xc]",
|
|
"mov r12d,dword [rdx+0x10]",
|
|
"mov r13d,dword [rdx+0x14]",
|
|
"mov r11d,dword [rdx+0x18]",
|
|
"mov ebx,dword [rdx+0x1c]",
|
|
"mov edi,dword [rdx+0x20]",
|
|
"imul eax,ecx,0x13",
|
|
"mov dword [rsp+0x68],ecx",
|
|
"add eax,0x1000000",
|
|
"shr eax,0x19",
|
|
"add eax,esi",
|
|
"sar eax,0x1a",
|
|
"add eax,ebp",
|
|
"sar eax,0x19",
|
|
"add eax,r14d",
|
|
"sar eax,0x1a",
|
|
"add eax,r15d",
|
|
"sar eax,0x19",
|
|
"add eax,r12d",
|
|
"sar eax,0x1a",
|
|
"add eax,r13d",
|
|
"sar eax,0x19",
|
|
"add eax,r11d",
|
|
"sar eax,0x1a",
|
|
"add eax,ebx",
|
|
"sar eax,0x19",
|
|
"add eax,edi",
|
|
"sar eax,0x1a",
|
|
"add eax,ecx",
|
|
"sar eax,0x19",
|
|
"imul eax,eax,0x13",
|
|
"add esi,eax",
|
|
"mov eax,esi",
|
|
"sar eax,0x1a",
|
|
"add ebp,eax",
|
|
"shl eax,0x1a",
|
|
"sub esi,eax",
|
|
"mov ecx,ebp",
|
|
"mov rax,qword [rsp+0x60]",
|
|
"sar ecx,0x19",
|
|
"add r14d,ecx",
|
|
"shl ecx,0x19",
|
|
"mov edx,r14d",
|
|
"sub ebp,ecx",
|
|
"sar edx,0x1a",
|
|
"add r15d,edx",
|
|
"mov dword [rax],esi",
|
|
"mov r8d,r15d",
|
|
"shl edx,0x1a",
|
|
"sar r8d,0x19",
|
|
"sub r14d,edx",
|
|
"add r12d,r8d",
|
|
"mov dword [rax+0x4],ebp",
|
|
"mov r9d,r12d",
|
|
"shl r8d,0x19",
|
|
"sar r9d,0x1a",
|
|
"sub r15d,r8d",
|
|
"add r13d,r9d",
|
|
"mov dword [rax+0x8],r14d",
|
|
"shl r9d,0x1a",
|
|
"mov r10d,r13d",
|
|
"sar r10d,0x19",
|
|
"sub r12d,r9d",
|
|
"add r11d,r10d",
|
|
"mov dword [rax+0xc],r15d",
|
|
"mov dword [rsp+0x70],r11d",
|
|
"mov rsi,rax",
|
|
"sar r11d,0x1a",
|
|
"add ebx,r11d",
|
|
"mov dword [rax+0x10],r12d",
|
|
"mov dword [rsp+0x78],ebx",
|
|
"sar ebx,0x19",
|
|
"add edi,ebx",
|
|
"mov dword [rsp],edi",
|
|
"sar edi,0x1a",
|
|
"add dword [rsp+0x68],edi",
|
|
"shl r10d,0x19",
|
|
"mov ecx,dword [rsp+0x68]",
|
|
"sub r13d,r10d",
|
|
"mov dword [rax+0x14],r13d",
|
|
"mov eax,dword [rsp+0x70]",
|
|
"shl r11d,0x1a",
|
|
"sub eax,r11d",
|
|
"shl ebx,0x19",
|
|
"mov dword [rsi+0x18],eax",
|
|
"mov eax,dword [rsp+0x78]",
|
|
"sub eax,ebx",
|
|
"shl edi,0x1a",
|
|
"mov dword [rsi+0x1c],eax",
|
|
"mov eax,dword [rsp]",
|
|
"sub eax,edi",
|
|
"mov dword [rsi+0x20],eax",
|
|
"mov eax,ecx",
|
|
"and eax,0xfe000000",
|
|
"sub ecx,eax",
|
|
"mov dword [rsi+0x24],ecx",
|
|
"add rsp,0x18",
|
|
"pop r15",
|
|
"pop r14",
|
|
"pop r13",
|
|
"pop r12",
|
|
"pop rdi",
|
|
"pop rsi",
|
|
"pop rbp",
|
|
"pop rbx"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"str x7, [x8, #8]",
|
|
"stp x9, x6, [x8, #-16]!",
|
|
"stp x11, x10, [x8, #-16]!",
|
|
"stp x17, x16, [x8, #-16]!",
|
|
"stp x29, x19, [x8, #-16]!",
|
|
"sub x8, x8, #0x18 (24)",
|
|
"ldr w7, [x5, #36]",
|
|
"ldr w10, [x5]",
|
|
"ldr w9, [x5, #4]",
|
|
"ldr w19, [x5, #8]",
|
|
"ldr w29, [x5, #12]",
|
|
"ldr w16, [x5, #16]",
|
|
"ldr w17, [x5, #20]",
|
|
"ldr w15, [x5, #24]",
|
|
"ldr w6, [x5, #28]",
|
|
"ldr w11, [x5, #32]",
|
|
"mov w20, #0x13",
|
|
"mul w4, w7, w20",
|
|
"str w7, [x8, #104]",
|
|
"mov w21, #0x1000000",
|
|
"add w4, w4, w21",
|
|
"lsr w4, w4, #25",
|
|
"add w4, w4, w10",
|
|
"asr w4, w4, #26",
|
|
"add w4, w4, w9",
|
|
"asr w4, w4, #25",
|
|
"add w4, w4, w19",
|
|
"asr w4, w4, #26",
|
|
"add w4, w4, w29",
|
|
"asr w4, w4, #25",
|
|
"add w4, w4, w16",
|
|
"asr w4, w4, #26",
|
|
"add w4, w4, w17",
|
|
"asr w4, w4, #25",
|
|
"add w4, w4, w15",
|
|
"asr w4, w4, #26",
|
|
"add w4, w4, w6",
|
|
"asr w4, w4, #25",
|
|
"add w4, w4, w11",
|
|
"asr w4, w4, #26",
|
|
"add w4, w4, w7",
|
|
"asr w4, w4, #25",
|
|
"mul w4, w4, w20",
|
|
"add w10, w10, w4",
|
|
"asr w4, w10, #26",
|
|
"add w9, w9, w4",
|
|
"lsl w4, w4, #26",
|
|
"sub w10, w10, w4",
|
|
"mov w7, w9",
|
|
"ldr x4, [x8, #96]",
|
|
"asr w7, w7, #25",
|
|
"add w19, w19, w7",
|
|
"lsl w7, w7, #25",
|
|
"mov w5, w19",
|
|
"sub w9, w9, w7",
|
|
"asr w5, w5, #26",
|
|
"add w29, w29, w5",
|
|
"str w10, [x4]",
|
|
"mov w12, w29",
|
|
"lsl w5, w5, #26",
|
|
"asr w12, w12, #25",
|
|
"sub w19, w19, w5",
|
|
"add w16, w16, w12",
|
|
"str w9, [x4, #4]",
|
|
"mov w13, w16",
|
|
"lsl w12, w12, #25",
|
|
"asr w13, w13, #26",
|
|
"sub w29, w29, w12",
|
|
"add w17, w17, w13",
|
|
"str w19, [x4, #8]",
|
|
"lsl w13, w13, #26",
|
|
"asr w14, w17, #25",
|
|
"sub w16, w16, w13",
|
|
"add w15, w15, w14",
|
|
"str w29, [x4, #12]",
|
|
"str w15, [x8, #112]",
|
|
"mov x10, x4",
|
|
"asr w15, w15, #26",
|
|
"add w6, w6, w15",
|
|
"str w16, [x4, #16]",
|
|
"str w6, [x8, #120]",
|
|
"asr w6, w6, #25",
|
|
"add w11, w11, w6",
|
|
"str w11, [x8]",
|
|
"asr w11, w11, #26",
|
|
"ldr w20, [x8, #104]",
|
|
"add w20, w20, w11",
|
|
"str w20, [x8, #104]",
|
|
"lsl w14, w14, #25",
|
|
"ldr w7, [x8, #104]",
|
|
"sub w17, w17, w14",
|
|
"str w17, [x4, #20]",
|
|
"ldr w4, [x8, #112]",
|
|
"lsl w15, w15, #26",
|
|
"sub w4, w4, w15",
|
|
"lsl w6, w6, #25",
|
|
"str w4, [x10, #24]",
|
|
"ldr w4, [x8, #120]",
|
|
"sub w4, w4, w6",
|
|
"lsl w11, w11, #26",
|
|
"str w4, [x10, #28]",
|
|
"ldr w4, [x8]",
|
|
"sub w4, w4, w11",
|
|
"str w4, [x10, #32]",
|
|
"and w4, w7, #0xfe000000",
|
|
"sub w7, w7, w4",
|
|
"str w7, [x10, #36]",
|
|
"mvn w27, w8",
|
|
"adds x26, x8, #0x18 (24)",
|
|
"mov x8, x26",
|
|
"ldp x29, x19, [x8], #16",
|
|
"ldp x17, x16, [x8], #16",
|
|
"ldp x11, x10, [x8], #16",
|
|
"ldp x9, x6, [x8], #16",
|
|
"cfinv"
|
|
]
|
|
},
|
|
"Control - random block using cvtss2si 1": {
|
|
"x86InstructionCount": 7,
|
|
"ExpectedInstructionCount": 13,
|
|
"x86Insts": [
|
|
"mov rcx,rdx",
|
|
"cvttss2si rax,xmm1",
|
|
"add rax,rcx",
|
|
"mov qword [rsp],rax",
|
|
"mulss xmm0,dword [rbp]",
|
|
"xor ecx,ecx",
|
|
"comiss xmm0,xmm2"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"mov x7, x5",
|
|
"frint64z s2, s17",
|
|
"fcvtzs x4, s2",
|
|
"add x4, x4, x7",
|
|
"str x4, [x8]",
|
|
"ldr s2, [x9]",
|
|
"fmul s0, s16, s2",
|
|
"mov v16.s[0], v0.s[0]",
|
|
"mov w7, #0x0",
|
|
"fcmp s16, s18",
|
|
"cset w26, vc",
|
|
"axflag",
|
|
"mov x27, x7"
|
|
]
|
|
},
|
|
"Control - random block using cvtss2si 2": {
|
|
"x86InstructionCount": 6,
|
|
"ExpectedInstructionCount": 9,
|
|
"x86Insts": [
|
|
"movss xmm1,dword [rbp+0x40]",
|
|
"roundss xmm1,xmm1,0x1",
|
|
"cvtss2si eax,xmm1",
|
|
"mov dword [r15+0xb4],eax",
|
|
"mov dword [rbp+0x48],0x3f800000",
|
|
"test r14,r14"
|
|
],
|
|
"ExpectedArm64ASM": [
|
|
"ldr s17, [x9, #64]",
|
|
"frintm s0, s17",
|
|
"mov v17.s[0], v0.s[0]",
|
|
"frint32x s2, s17",
|
|
"fcvtzs w4, s2",
|
|
"str w4, [x29, #180]",
|
|
"mov w20, #0x3f800000",
|
|
"str w20, [x9, #72]",
|
|
"subs x26, x19, #0x0 (0)"
|
|
]
|
|
}
|
|
}
|
|
}
|