mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-14 18:00:46 +02:00
Allows PMULLOp to function correctly with the amended VPSHUFD entries. Since this is only used to perform expanded multiplication from 32-bit entries to 64-bit entries, we can simplify things a little bit. All we need to do is yank the third 32-bit word down into the second 32-bit word's spot in the vector and let the VUMull/VSMull IR ops handle it.