steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-10 04:03:44 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity
2,329 Commits 11 Branches 71 Tags
8cf47f8221b74cc0f3ddcefdff467fd41feaeb4e
Commit Graph
867 Commits
Author SHA1 Message Date
Stefanos Kornilios Mitsis Poiitidis 315b8e9c1e Merge pull request #917 from FEX-Emu/skmp/lightweight-docs-3 
Docs: Add tags, unittest Readme.md, generated SourceOutline.md
 2021-03-30 12:52:18 +03:00
Stefanos Kornilios Mitsis Poiitidis 942b8549c6 Docs: Add tags to the source code 2021-03-30 12:21:18 +03:00
Lioncache 434a74a88a CMakeLists: Flag unannotated implicit fallthrough as an error 
Prevents a class of sneaky logic bugs from slipping through into the
codebase.

This also resolves a case of such a bug within the Decorder's ReadData()
where all 3 byte reads would be performed as if they were a 4 byte read.
 2021-03-30 04:56:12 -04:00
Ryan Houdek c92df21627 Merge pull request #915 from lioncash/fallthrough 
OpcodeDispatcher: Add missing break for UD2 in INTOp()
 2021-03-29 22:56:19 -07:00
Lioncache 539de0492e OpcodeDispatcher: Add missing break for UD2 in INTOp() 
Fixes a case where the reason gets overwritten.
 2021-03-29 23:42:26 -04:00
Lioncache 99ae862875 Context: Eliminate undefined behavior in LoadEntryList() 
This breaks the strict-aliasing rule. We can use std::memcpy here to
make this code well-defined.
 2021-03-29 12:17:36 -04:00
Lioncache b81ea43601 Context: Make use of std::optional with GetFilenameHash() 
Same behavior, minus the need for an out parameter. While we're at it,
we can tidy up some of the file handling code.
 2021-03-29 12:17:32 -04:00
Ryan Houdek 8fad0c8fdb Adds a 32-bit mask for multiblock RIP calculation 
In the case of overflow then it'll just mask this result.
The rest of the logic already matches what 32-bit expects.

Fixes #703
 2021-03-28 23:39:53 -07:00
Ryan Houdek 650877adca Replaces FEX's usage of classic C array element count with std::size 
Just learned that this is a c++17 feature and it's a nice little
cleanup.

Only one remains in our codebase which can't easily be replaced
 2021-03-28 05:39:35 -07:00
Ryan Houdek 9eee879be0 Removes remaining warnings from AArch64 JIT. 
There are a couple of warnings remaining but need restructuring to solve.
I believe @phire is going to fix the one warning about a virtual destructor in a upcoming PR.
Fixes #679
 2021-03-26 18:49:40 -07:00
Ryan Houdek a50689aa8b Merge pull request #885 from Sonicadvance1/cpuid_leaf 
Adds support for CPUID leafs
 2021-03-23 20:55:33 -07:00
Scott Mansell 6a8f68022f Join threads after fork. 
Also, add some comments to document things and
rename function to be clear about it's purpose.
 2021-03-24 15:41:09 +13:00
Ryan Houdek 43ddba4e82 Adds support for CPUID leafs 
Leafs come from ECX but only some CPUID functions support this.
This adds the initial infrastructure but doesn't yet add support for the CPUID functions to consume the leaf.
 2021-03-23 18:13:14 -07:00
Scott Mansell 41a1a9d400 Cleanup threads when they exit 2021-03-24 03:14:23 +13:00
Ryan Houdek e5a9bd4d3e Fixes incorrect result on cmpxchg reg, reg failure when regsize = 32bit 2021-03-22 09:03:48 -07:00
Ryan Houdek ca24ea1d36 Fixes missing HandledLock on XCHG 2021-03-22 09:03:48 -07:00
Ryan Houdek 8c1f2eb0b3 Merge pull request #870 from FEX-Emu/skmp/lock-validation 
OpDisp: Validate LOCK handling, add missing segment offsets
 2021-03-20 15:53:06 -07:00
Stefanos Kornilios Mitsis Poiitidis d120f12c93 X87: Init on X87FNSAVE, fix FNINIT 2021-03-19 17:04:51 +02:00
Stefanos Kornilios Mitsis Poiitidis 695322d446 OpDisp: Validate LOCK handling, add missing segment offsets 2021-03-19 16:32:29 +02:00
Stefanos Kornilios Mitsis Poiitidis a7dc9d00d2 Merge pull request #864 from Sonicadvance1/cpuid_15h 
Implements CPUID 15h
 2021-03-19 10:02:02 +02:00
Ryan Houdek c7f265158f Implements CPUID 15h 
ARMv8 allows you query the cycle counter register very from userspace which allows us to emulate this easily.

My IceLake device returns 1.5Ghz through this interface
My AMD Zen+ device doesn't support this but with measurements has 3Ghz TSC
My Snapdragon 865 device has a TSC frequency of 19.20Mhz
 2021-03-18 01:42:44 -07:00
Ryan Houdek fbf5325bdd Enables Invariant TSC CPUID bit 
I keep forgetting to enable this bit. Fixes #855
 2021-03-18 00:15:48 -07:00
Ryan Houdek 0c5e5dbdf2 Removes warnings from OpcodeDispatcher 2021-03-14 13:27:39 -07:00
Ryan Houdek d8591a8f14 Removes warnings from x86 JITCore 2021-03-14 13:27:39 -07:00
Ryan Houdek 941107120c Removes warnings from x86 BranchOps 2021-03-14 13:27:39 -07:00
Ryan Houdek ffc17c90c5 Removes warnings from InterpreterOps 2021-03-14 13:27:39 -07:00
Scott Mansell 5e1e09a43d Fix review issues 2021-03-15 04:41:14 +13:00
Scott Mansell 42b186a76c Don't generate a default vixl::codebuffer 2021-03-12 12:47:29 +13:00
Scott Mansell bdca7109a4 Force XBYAK64 
Because XBYAK's autoconfig doesn't quite do the right thing
 2021-03-11 23:46:07 +13:00
Scott Mansell 074bedf25c Automatically use correct ContextBackup type 2021-03-11 23:46:07 +13:00
Scott Mansell bdb199b6d6 Unify all four dispatchers 2021-03-11 23:46:07 +13:00
Ryan Houdek c73d2b2bca Merge pull request #843 from Sonicadvance1/locked_not 
Adds support for locked NOT
 2021-03-11 00:47:01 -08:00
Ryan Houdek 8a7caa82b2 Adds support for locked NOT 
This was trivial
 2021-03-11 00:38:12 -08:00
Ryan Houdek 96f2a461f8 Adds support for locked ADC and SBB 
These were fairly straightforward
 2021-03-11 00:22:35 -08:00
Ryan Houdek 6b4ccc46a8 Merge pull request #838 from Sonicadvance1/fix_cmpxchg_32bit_reg 
Fixes an edge case of 32bit cmpxchg <reg>, <reg>
 2021-03-10 21:34:24 -08:00
Ryan Houdek e264194453 Fixes an edge case of 32bit cmpxchg <reg>, <reg> 
The comparison was using the wrong values which means this cmpxchg would fail
 2021-03-10 17:47:54 -08:00
Ryan Houdek 10fbf60259 Converts the printf usages in FEXCore to LogManager 
Now that we can safely handle long strings these will now work
 2021-03-10 16:38:46 -08:00
Ryan Houdek a9d3851684 Disables RCPC on ARM64 JIT 
This is currently bugged on Snapdragon 865.
Seems to only affect its prime core. Smells like errata.
 2021-03-10 02:13:16 -08:00
Ryan Houdek e3d6db2eb5 Merge pull request #823 from FEX-Emu/skmp/fix-secondaryalu-atomics 
OpDisp: Add atomic logic for SecondaryALUOp
 2021-03-09 18:15:18 -08:00
Stefanos Kornilios Mitsis Poiitidis d930de30ef OpDisp: Add atomic logic for SecondaryALUOp 2021-03-09 18:32:13 +02:00
Scott Mansell afda855caf disptacher fixes/cleanups 2021-03-09 20:28:53 +13:00
Scott Mansell 6ed36e3304 Refactor syscalls to take Frame 
The vast majoirty of syscalls don't need anything in thread or frame.
So lets save an indirection for all those syscalls.

Most of the syscalls which do need Thread (or CTX via
Thread are in Thread.cpp or Memory.cpp
These have all been modifiy to fetch Thread from Frame
 2021-03-09 20:28:50 +13:00
Scott Mansell 35c01038ba Seperate per-thread and per-frame state 2021-03-09 20:27:44 +13:00
Scott Mansell 43a087d554 Allow both interpeter dispatchers to be built 
This commit doesn't include cmakefile changes to actually do this.
 2021-03-09 20:25:14 +13:00
Ryan Houdek a1fed323df Merge pull request #820 from Sonicadvance1/remove_config_duplication 
Deduplicates some configuration data
 2021-03-08 23:20:04 -08:00
Ryan Houdek 0bcd1c7df5 Merge pull request #816 from Sonicadvance1/cpuid_80000005 
Implements CPUID 0x8000'0005 for L1 cacheline information
 2021-03-08 23:15:03 -08:00
Ryan Houdek a3ba1ae199 Deduplicates some configuration data 
Configuration mapping was duplicated between three different tables.
Additionally default configuration values were strewn about. Making it confusing as to what the default value would end up being

Adds a new ConfigValues.inl header that defines a few things right next to each other.
Defines the enum name as usual.
Defines the JSON config option name.
Defines the Environment config option name
Defines the default value that the configuration should be
 2021-03-08 22:53:41 -08:00
Scott Mansell 98cb54e3e4 Merge pull request #812 from phire/both_sides 
Allow both ARM64 and X86_64 jits to be compiled at the same time
 2021-03-09 14:59:11 +13:00
Scott Mansell cb17127ccb Remove last traces of vixl simulator mode 2021-03-08 16:30:25 +13:00
Scott Mansell 93b6dbdc2b Fix Arm64JitCore instantiation on x86 2021-03-08 16:30:25 +13:00