steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-14 14:00:42 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity

OpcodeDispatcher: avoid some ubfx for rcr with flagm

Browse Source 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
This commit is contained in:
Alyssa Rosenzweig committed 2023-11-13 21:21:01 -04:00
1 parent 4669c4541c
commit 862e575100
1 file changed
+3 -7
Download Patch File Download Diff File Expand all files Collapse all files
FEXCore/Source/Interface/Core/OpcodeDispatcher.cpp
+3 -7
View File
@@ -2380,12 +2380,10 @@ void OpDispatchBuilder::RCROp1Bit(OpcodeArgs) {
auto Res = _Extr(OpSizeFromSrc(Op), CF, Dest, Shift);
// Our new CF will be bit (Shift - 1) of the source
auto NewCF = _Bfe(OpSizeFromSrc(Op), 1, Shift - 1, Dest);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(Dest, Shift - 1, true);
StoreResult(GPRClass, Op, Res, -1);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(NewCF);
if (Shift == 1) {
// OF is the top two MSBs XOR'd together
SetRFLAG<FEXCore::X86State::RFLAG_OF_RAW_LOC>(_Xor(OpSizeFromSrc(Op), _Bfe(OpSizeFromSrc(Op), 1, Size - 1, Res), _Bfe(OpSizeFromSrc(Op), 1, Size - 2, Res)));
@@ -2402,8 +2400,7 @@ void OpDispatchBuilder::RCROp1Bit(OpcodeArgs) {
// CF only changes if we actually shifted
// Our new CF will be bit (Shift - 1) of the source
auto NewCF = _Bfe(OpSize::i32Bit, 1, Shift - 1, Dest);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(NewCF);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(Dest, Shift - 1, true);
// OF is the top two MSBs XOR'd together
// Only when Shift == 1, it is undefined otherwise
@@ -2422,7 +2419,7 @@ void OpDispatchBuilder::RCROp8x1Bit(OpcodeArgs) {
uint32_t Shift = 1;
// Our new CF will be bit (Shift - 1) of the source
auto NewCF = _Bfe(OpSize::i32Bit, 1, Shift - 1, Dest);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(Dest, Shift - 1, true);
// Rotate and insert CF in the upper bit
OrderedNode *Res = _Bfe(OpSize::i32Bit, 7, 1, Dest);
@@ -2430,7 +2427,6 @@ void OpDispatchBuilder::RCROp8x1Bit(OpcodeArgs) {
StoreResult(GPRClass, Op, Res, -1);
SetRFLAG<FEXCore::X86State::RFLAG_CF_RAW_LOC>(NewCF);
if (Shift == 1) {
// OF is the top two MSBs XOR'd together