steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-14 19:00:43 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity

OpcodeDispatcher: Removes SRC_RAX from CQO/CDQE

Browse Source
This commit is contained in:
Ryan Houdek committed 2026-09-14 15:40:03 -07:00
1 parent b3fe634c8b
commit 5f8a7a18f0
2 files changed
+6 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

FEXCore/Source/Interface/Core/OpcodeDispatcher.cpp
+4 -3
View File
@@ -1081,10 +1081,10 @@ void OpDispatchBuilder::CMPOp(OpcodeArgs, uint32_t SrcIndex) {
}
void OpDispatchBuilder::CQOOp(OpcodeArgs) {
Ref Src = LoadSourceGPR(Op, Op->Src[0], Op->Flags, {.AllowUpperGarbage = true});
auto Size = OpSizeFromSrc(Op);
Ref Src = LoadGPRRegister(X86State::REG_RAX, Size, 0, true);
Ref Upper = _Sbfe(std::max(OpSize::i32Bit, Size), 1, GetSrcBitSize(Op) - 1, Src);
StoreGPRResultWithZExtSemantics(X86State::REG_RDX, Upper, OpSizeFromDst(Op));
StoreGPRResultWithZExtSemantics(X86State::REG_RDX, Upper, Size);
}
void OpDispatchBuilder::XCHGOp(OpcodeArgs) {
@@ -1147,7 +1147,8 @@ void OpDispatchBuilder::CDQOp(OpcodeArgs) {
Src = _Sbfe(DstSize <= OpSize::i32Bit ? OpSize::i32Bit : OpSize::i64Bit, IR::OpSizeAsBits(SrcSize), 0, Src);
StoreResultGPR_WithOpSize(Op, Op->Dest, Src, DstSize);
// This inserts in to the low 16-bits.
StoreGPRResultWithZExtSemantics(X86State::REG_RAX, Src, DstSize);
}
void OpDispatchBuilder::SAHFOp(OpcodeArgs) {